



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/075,656	02/13/2002	Detlev Richter	P2001,0097 9370		
24131 75	90 09/06/2005		EXAMINER		
LERNER AND GREENBERG, PA P O BOX 2480			TABONE JR, JOHN J		
), FL 33022-2480		ART UNIT	PAPER NUMBER	
			2133		
			DATE MAILED: 09/06/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Applicatio	n No.	Applicant(s)	
,	10/075,650	3 ·	RICHTER, DETLEV	
Office Action Summary	Examiner		Art Unit	
	John J. Tal	oone Ir	2133	
The MAILING DATE of this communication			1	s
Period for Reply				
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICAT: - Extensions of time may be available under the provisions of 37 O after SIX (6) MONTHS from the mailing date of this communicati: - If the period for reply specified above is less than thirty (30) days: - If NO period for reply is specified above, the maximum statutory: - Failure to reply within the set or extended period for reply will, by Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ION. CFR 1.136(a). In no ever on. s, a reply within the stature period will apply and will statute, cause the applications.	nt, however, may a reply be tir tory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	mely filed ys will be considered timely. In the mailing date of this commu. ED (35 U.S.C. § 133).	nication.
Status				
1) Responsive to communication(s) filed on	09 June 2005.			
2a)⊠ This action is FINAL . 2b)□	This action is no	on-final.		
3) Since this application is in condition for al	llowance except f	or formal matters, pro	osecution as to the me	rits is
closed in accordance with the practice un	nder <i>Ex parte Qua</i>	ayle, 1935 C.D. 11, 4	53 O.G. 213.	
Disposition of Claims			-	
4)⊠ Claim(s) <u>1-13</u> is/are pending in the applic	ation.			
4a) Of the above claim(s) is/are with		sideration.		
5) Claim(s) is/are allowed.				
6)⊠ Claim(s) <u>1-13</u> is/are rejected.				
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction a	and/or election re	quirement.		
Application Papers				
9) The specification is objected to by the Exa	aminer.			
10)⊠ The drawing(s) filed on <u>02 November 200</u>		cepted or b)☐ objec	ted to by the Examiner	
Applicant may not request that any objection t	to the drawing(s) be	e held in abeyance. Se	e 37 CFR 1.85(a).	
Replacement drawing sheet(s) including the c	correction is require	d if the drawing(s) is ob	ojected to. See 37 CFR 1.	.121(d).
11)☐ The oath or declaration is objected to by t	he Examiner. No	te the attached Office	Action or form PTO-1	52.
Priority under 35 U.S.C. § 119				
12)⊠ Acknowledgment is made of a claim for fo	preign priority und	er 35 U.S.C. § 119(a	ı)-(d) or (f).	
a)⊠ All b)□ Some * c)□ None of:	• · · · ·	· ·	, , , , ,	
1.⊠ Certified copies of the priority docu	ıments have beer	received.		
2. Certified copies of the priority docu	ıments have beer	received in Applicat	ion No	
Copies of the certified copies of the	e priority docume	nts have been receive	ed in this National Stag	ge
application from the International B	·	• • • •		
* See the attached detailed Office action for	a list of the certif	ied copies not receive	ed.	
Attachment(s)				
1) Notice of References Cited (PTO-892)	40)	4) Interview Summary		
 Notice of Draftsperson's Patent Drawing Review (PTO-943) Information Disclosure Statement(s) (PTO-1449 or PTO/949 Paper No(s)/Mail Date 	,	Paper No(s)/Mail D 5) Notice of Informal R 6) Other:	late Patent Application (PTO-152	2)
S. Patent and Trademark Office TOL-326 (Rev. 1-04) j g	fice Action Summar	y Pa	art of Paper No./Mail Date 0	8252005

FINAL DETAILED ACTION

1. Claims 1-13 have been examined.

Response to Arguments

2. Applicant's arguments filed 06/09/2005 have been fully considered but they are not persuasive.

As per arguments for independent claim 1:

The Applicant argues on pages 9 and 10 "However, BATES does not particularly disclose much about these "other IC 100 devices". For example, BATES does not disclose whether these "other IC 100 devices" are arranged in a second group of input/output buffers or if such a "second group" comprises the same number of input/output buffers as the first group...". In response to Applicant's argument the Examiner would like to refer the Applicant back to Figure 5, which is a block diagram of one embodiment of an integrated circuit (IC) 500 that includes input/output (I/O) buffers 100(1)-100(n). I/O buffers 100(1)-100(n) make up a data block of I/O circuitry for transmitting to and receiving data from other IC 100 devices. The "other IC 100 devices" Bates is referring to, as interpreted by the Examiner, is a duplication of IC 500 that includes other groups of input/output (I/O) buffers 100(1)-100(n), which qualifies the "other IC 100 devices" as the second group. Bates continues to teach that a data block includes sixteen (16) I/O buffers 100. However, in other embodiments, a data block may include other multiples (e.g., 2, 4, 8, 12, 18, 32, 40, 64, etc.) of I/O buffers 100. (Col. 4,

Art Unit: 2133

II. 28-37). It stands to reason to one skilled in the art that the I/O buffers 100 (i.e. as well as other IC 100 devices) are groups that are duplicated and therefore, comprises the same number of input/output buffers as the first group. In light of the arguments presented above the Examiner's only conclusion is that Bates substantially teaches "first and second equally sized groups of interface circuits, wherein each interface circuit of said first group is assigned exactly one interface circuit of said second group;" and "a first circuit connected to said first group and serving to generate test signals to be multiplexed in and output via said interface circuits of said first group; a second circuit connected to said second group for receiving and processing test signals received via said interface circuits of said second group;

The Applicant argues on page 13 "The BATES reference further fails to disclose that two groups of input/output buffers each with a respective separate voltage supply" or as later referred to by the Applicant as "a separate voltage supply line". The Applicant rightfully points out that pad 140 if Fig. 1 of Bates shows a reference voltage line (i.e. "a separate voltage supply line"). Bates later illustrates in Fig. 5 a plurality of (I/O) buffers 100(1)-100(n). This clearly shows that Bates teaches "a respective separate voltage supply" or "a separate voltage supply line". The Applicant further argues "Usually, each potential (like a reference potential) is supplied by only one single common supply line, which may be connected to plural sub-device structures within an integrated circuit.

BATES fails to teach or suggest any departure from this **standard rule**, and thus fails to teach or suggest two groups of input/output buffers each including a respective separate voltage supply". [Emphasis added by Examiner]. The Examiner respectfully

disagrees and asserts there is no evidence of record to substantiate Applicant's statements of the alleged **standard rule**. Applicant's mere statements of this alleged **standard rule** is not sufficient as evidence of record. As such, the Examiner asserts that Bates teaches "a respective separate voltage supply for said first and second groups of interface circuits", in particular the reference voltage pad 140 of Fig. 1 which is included in each occurrence of (I/O) buffers 100(1)-100(n) of Fig. 5.

It is the Examiner's conclusion that independent claim 1 is not patentably distinct or non-obvious over the prior arts of record namely, Bates et al. (US-6477674).

Therefore, the rejection is maintained. Based on their dependency on independent claim 1, claims 2-6 stand rejected.

As per arguments for independent claim 7:

The Applicant arguments concerning claim 7, starting on page 14, appear to hinge on the allegation that Bates does not explicitly teaching the "other IC 100 devices". The Examiner asserts that the Applicant's arguments are moot in light of the above outlined clarification with respect to independent claim 1 of the "other IC 100 devices". Therefore, the Examiner asserts that Bates substantially teaches the all the limitations of claim 7 of the instant application.

It is the Examiner's conclusion that independent claim 7 is not patentably distinct or non-obvious over the prior arts of record namely, Bates et al. (US-6477674).

Therefore, the rejection is maintained. Based on their dependency on independent claim 7, claims 8-13 stand rejected.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 3. Claim 1-5, 7-10, 12 and 13 are rejected under 35 U.S.C. 102(e) as being anticipated by Bates et al. (US-6477674), hereinafter Bates.

Claims 1, 3-5, 7 and 9:

Bates teaches an integrated circuit (IC) 500 which includes input/output (I/O) buffers 100(1)-100(n) in a block diagram shown in FIG. 5 (bidirectionally operating interface circuits). Bates also teaches I/O buffers 100(1)-100(n) make up a data block of I/O circuitry for transmitting to and receiving data from other IC 100 devices (first and second equally sized groups of interface circuits). (Col. 4, II. 28-32). Bates further teaches test pattern generator 210 is coupled to MUX 205 and MUX 115, and is used to generate test pattern signals for testing I/O test circuit 100 upon the initiation of a loopback test (a first circuit...serving to generate test signals...). Bates discloses test pattern generator 210 may be implemented with two or more flip flops, a linear feedback register (also as per claim 4), a random pattern generator (also as per claims 3 and 9) or random access memory (RAM). Bates suggests the test pattern signals may be loaded into test pattern generator 210 from an integrated circuit tester

(not shown) via a test chain prior to conducting a loopback test (a respective electrical connection... outside of the semiconductor module for enabling a self-test). Bates teaches compare unit 220 compares test signals received from stage unit 215 with test signals received from amp 145, after having passed through the components of I/O buffer 100 (a second circuit... for receiving and process test signals...). Bates also teaches if compare unit 220 detects a difference between the signals received from amp 145 and those received from test pattern generator 210, an error signal is transmitted from compare unit 220 (a second circuit... for receiving and process test signals..., also calculating a signature... and comparing ... with a prescribed signature as per claims 5 and 9). Bates also teaches the compare unit 220 may be implemented using an Exclusive-Or-Gate or other comparison logic may be used to implement compare unit 220. (Col. 3, I. 46 through col. 4, I. 13). Bates further teaches V_{REF} pad 140 receives an external reference voltage (a respective separate voltage supply...). (Col. 2, I. 65).

Claim 2:

"a third circuit connected to said and serving to generate test signals interface circuits of be multiplexed in and output via said second group"

Bates teaches MUX 225 is coupled to compare unit 220 and latch 230. MUX 225 selects signals from compare unit 220 whenever a loopback test is in progress at I/O buffer 110, and selects the scan chain path after the test pattern is complete.

Art Unit: 2133

"wherein said second circuit connected to said first group for receiving and processing test signals received via said interface circuits of said first group"

Bates teaches compare unit 220 compares test signals received from stage unit 215 with test signals received from amp 145, after having passed through the components of I/O buffer 100. Bates also teaches if compare unit 220 detects a difference between the signals received from amp 145 and those received from test pattern generator 210, an error signal is transmitted from compare unit 220. (Col. 3, I. 66 through col. 4, I. 13).

Claim 8:

"after processing the test signals output by the first group and received by the second group of interface circuits, reversing a test direction...".

Bates teaches I/O buffers 100(1) and 100(n) support AC I/O loopback testing. Bates also teaches although I/O buffer 100 may be determined to be functional after a standard I/O loopback test, an AC loopback test provides the capability of detecting more subtle defects in the components of I/O buffer 100 that may effect timing. Thus, conducting an AC I/O loopback test examines the AC I/O loopback of the input and output paths of I/O buffer 100(x) (reversing a test direction).

<u>Claim 10:</u>

"influencing a connection of the assigned interface circuits in order to include an influence of interference quantities in the self-test".

Application/Control Number: 10/075,656

Art Unit: 2133

Page 8

Bates suggests the test pattern signals may be loaded into test pattern generator 210 from an integrated circuit tester (not shown) via a test chain prior to conducting a loopback test.

Claim 12 and 13:

"modulating low-frequency signal voltages onto at least one of the supply voltages of the interface groups" as per claim 12.

"modulating two low-frequency sinusoidal signals of different frequency onto both supply voltages" as per claim 13.

Bates teaches V_{REF} pad 140 receives an external reference voltage, differential amplifier (amp) 145 is coupled to I/O pad 135 and V_{REF} pad 140 and amp 145 aggregates signals received from I/O pad 135 and V_{REF} pad 140 into a single signal. Bates also teaches amp 145 transmits a logical one whenever a signal received at I/O pad 135 is higher in magnitude than a signal received at V_{REF} pad 140. Bates further teaches amp 145 transmits a logical zero whenever a signal received at I/O pad 135 is lower in magnitude than a signal received at V_{REF} pad 140. However, it is understood by one of ordinary skill in the art that the operation of amp 145 may be reversed.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bates et al. (US-6477674), hereinafter Bates, in view of Takagi (US-6704897), hereinafter Takagi.

Claim 6:

Bates does not explicitly teach a multiple input shift register (MISR) fro receiving and processing test signals. However, Bates does teach compare unit 220 may be implemented using an Exclusive-Or-Gate or other comparison logic. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Bates' compare unit 220 with Takagi compaction circuit 13 (MISR). The artisan would have been motivated to do so because this would enable Bates' compare unit 220 to further evaluate consecutively store the resulting random data Takagi's flip flop 70'.

5. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bates et al. (US-6477674), hereinafter Bates, in view of Levy et al. (US-5751151), hereinafter Levy.

Claim 11:

Bates does not explicitly teach of the influencing step consisting of resistive, capacitive and inductive. However, Levy suggests when VDD potential is to be applied to the corresponding pin of the DUT 10A and 10B, a corresponding relay coil, such as the relay coil 30 (inductive influence), is operated to pull the contact 26 from its lower position to its upper position, where it then is attached to a source or operating potential (VDD) as illustrated in FIG. 1. (Col. 4, lines 28-33). It would have been obvious to one of

Art Unit: 2133

ordinary skill in the art at the time the invention was made to modify Bates' testing method to include Levy's method of applying VDD influences via the corresponding relay coils. The artisan would have been motivated to do so because this would give Bates more flexibility in applying power sources to the DDR I/O interface circuits during testing.

Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Tabone, Jr. whose telephone number is (571) 272-3827. The examiner can normally be reached on M-F.

Application/Control Number: 10/075,656

Art Unit: 2133

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (571) 272-3819. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John J. Tabone, Jr.

Page 11

Examiner Art Unit 2133

SUPERVISORY PATENT EXAM